Govt. Women Engineering College, Ajmer

Department of Computer Science and Engineering

B. Tech V Semester IInd Mid Term Examination – November 2017

Subject: Computer ArchitectureSubject Code: 5CS1Time: 1 Hr.Max. Marks: 20Date of Examination: 7/11/2017

Q. 1 Design the algorithm to implement the operations Addition and Subtraction for signed magnitude data.	7
OR	
Q. 2 Discuss about the restoring method to calculate division operation.	7
Q. 3 Explain the virtual memory system.	5
Q. 4 How Booth multiplication algo is different from general multiplication algo.	
Q. 5 Write short note on any one : (a) Direct associative cache memory	
(b) Set associative cache memory	5

Govt. Women Engineering College, Ajmer

Department of Computer Science and Engineering

	B. Tech V Semester II nd Mid Term Examination – November 2017					
	Subject: Computer Architecture	Subject Code: 5CS1	Time: 1 Hr.	Max. Marks: 20	Date of Examination	ation: 7/11/2017
Q. 1 Des	sign the algorithm to imple	ment the operations Ac	ddition and Subtract	tion for signed mag	nitude data.	7
	OR					
Q. 2 Discuss about the restoring method to calculate division operation.					7	
Q. 3 Explain the virtual memory system.					5	
Q. 4 How Booth multiplication algo is different from general multiplication algo.					3	
Q. 5 Wri	te short note on any one : (a) Direct associative c	eache memory			
		(b) Set associative ca	che memory			5

Govt. Women Engineering College, Ajmer

Department of Computer Science and Engineering

B. Tech V Semester IInd Mid Term Examination – November 2017

Subject: Computer Architecture Subject Co	de: 5CS1 Time: 1 Hr.	Max. Marks: 20	Date of Examination: 7/11/2017	
Q. 1 Design the algorithm to implement the o	perations Addition and Su	otraction for signed magr	nitude data. 7	
OR				
Q. 2 Discuss about the restoring method to ca	lculate division operation.		7	
Q. 3 Explain the virtual memory system.			5	
Q. 4 How Booth multiplication algo is different from general multiplication algo.				
Q. 5 Write short note on any one : (a) Direct a	associative cache memory			
(b) Set as	sociative cache memory		5	

Govt. Women Engineering College, Ajmer

Department of Computer Science and Engineering

5	B. Tech V Semester II ^{nu} Mid Term Examination – November 2017 Subject: Computer Architecture Subject Code: 5CS1 Time: 1 Hr. Max. Marks: 20 Date of Examination: 7/11/201					
	·····	A	11'6' 10.16	····· C ···· 1	·····	
Q. I Desi	ign the algorithm to implei	ment the operations A	ddition and Subtrac	tion for signed mag	nitude data.	/
Q. 2 Disc	cuss about the restoring me	thod to calculate divis	sion operation.			7
Q. 3 Exp	lain the virtual memory sy	stem.	-			5
Q. 4 How	Booth multiplication algo	o is different from gen	eral multiplication	algo.		3
Q. 5 Writ	e short note on any one : (a) Direct associative of	eache memory			
		(b) Set associative ca	che memory			5